




UCL

Université
catholique
de Louvain

Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era



**Microelectronics
Laboratory**

David Bol

Ph.D public defense


December 16, 2008



UCL

Université
catholique
de Louvain

Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era



Microelectronics
Laboratory

David Bol


Ph.D public defense

December 16, 2008

Why **ultra**-low power ?



High-performance circuits
Performances: 10 GOp/s
Power < 100 W



Low-power circuits


Performances: 1 GOp/s
Power < 1 W



Hearing aids



ULP digital circuits



Hearing aids
and biomedical




Ultra-low-power circuits


Performances: 10 k - 10 MOp/s

Power < 1 μ W

Wearable
electronics



Sensor
networks




Smart Dust
[Berkeley]



UCL

Université
catholique
de Louvain



Microelectronics
Laboratory

Pushing Ultra-Low-Power Digital Circuits into the **Nanometer Era**




David Bol

Ph.D public defense

December 16, 2008

Moore's law (1965)



Moore's law today



Gordon Moore estimated
in 2003 that the number
of transistors shipped
in a year had reached about
10,000,000,000,000,000 (10^{14}).
That's about 100 times the number
of ants estimated to be
in the world.


Copyright © 2006 Intel Corporation. All rights reserved.

... to such we
als connected to a
or automobiles, a
ipment. The elec
be feasible today
in the pro

The price per transistor
on a chip has dropped
dramatically since Intel was
founded in 1968. Some people
estimate that the price
of a transistor is now
about the same as
that of one printed
newspaper character.


Copyright © 2006 Intel Corporation. All rights reserved.

Moore's law



Moore's law without technology scaling

Moore's law with technology scaling




Technology scaling



100 MHz

10 MHz

1 MHz



2008
45nm



Technology scaling



10




2000

2002
130nm


2008
45nm



ULP circuits



?




10


10

Transistor count


Trend in ULP digital circuits



Last chips [IEEE ISSCC'08]:



Ultra-low-power 0.3V μ C for biomedical applications [Kwong]




Ultra-low-power 0.32V motion estimator [Kaul]


Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min}
- Reducing E_{\min}
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits


Sources of power dissipation



Sources of power dissipation




Sources of power dissipation




$$P_{dyn} \sim f_{clk} \times C_L \times V_{dd}^2$$

Sources of power dissipation





$$P_{\text{dyn}} \sim f_{\text{clk}} \times C_L \times V_{\text{dd}}^2$$




Power consumption

8-bit RCA multiplier in 130nm technology



Sources of power dissipation




$$P_{stat} \sim V_{dd} \times I_{leak}$$




Power consumption

8-bit RCA multiplier in 130nm technology



Energy consumption




8-bit RCA multiplier in 130nm technology






Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min}
- Reducing E_{\min}
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits


Impact of technology scaling



Impact of technology scaling





Variability




Impact of technology scaling

8-bit RCA multiplier




Impact of technology scaling

8-bit RCA multiplier



Impact of technology scaling



Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min} ①
- Reducing E_{\min} ②
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits


Technology versatility



45nm
technology




High-Performance/ General-Purpose

- Short L_g
 - Thin T_{ox}
 - Low V_t
 - Mid V_{dd}
- 
- High I_{on}
 - High I_{leak}



Low-Power


- Mid L_g
 - Mid T_{ox}
 - High V_t
 - High V_{dd}
- 
- Low I_{on}
 - Low I_{leak}



1

Technology selection

8-bit RCA multiplier in 45 nm technology




General-Purpose




Low-Power




Dual- V_t assignement




Dual- V_t assignement



Dual- V_t assignment




Circuit adaptation




1

Circuit adaptation






1

Circuit adaptation





8-bit benchmark multiplier in 45 nm LP technology





1

Circuit adaptation




8-bit benchmark multiplier in 45 nm LP technology




1

Circuit adaptation



Reverse body bias is fine in 45 nm LP technology


Problem in 45 nm GP!
What at 32 nm?



Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min} ①
- Reducing E_{\min} ②
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits


E_{\min} modeling




[Hanson, IEEE TED, pp. 175-185, 2008]

Evolution of E_{\min}


New effects in nanometer technologies



In all flavors





New effects in nanometer technologies




New effects:

- Bad short-channel S
- Drain-induced barrier lowering
- Gate leakage
- Variability





New effects in nanometer technologies






New effects:

- Bad short-channel S
- Drain-induced barrier lowering
- Gate leakage
- Variability




Low V_t + long L_g

Fully-depleted SOI technology



Evolution of E_{\min}





Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min}
- Reducing E_{\min}
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits







High-temperature operation



Low-leakage SOI technology


1 or 0.5 μm , 5 or 3.3V

- $E_{\text{stat}} \sim I_{\text{leak}}$ 
- $E_{\text{dyn}} \sim C_L V_{\text{dd}}^2$ 
- Die area 





Standard SOI technology


0.13 μm , 1 V




High-temperature operation




ULP logic style



ULP logic style






Layout in SOI



Hysteresis

ULP logic style

Inverter type	Process [μm]	Area [μm^2]	T_{del} [ns]	P_{stat} [nW]	P_{inst} @ 1 MHz [nW]
 ULP	0.13	5.4	34.6	0.031	0.81
 CMOS	0.13	2.6	0.072	26.8	36.4
CMOS	0.13	2.6	0.31	6.8	8.4
 CMOS	1	320	510	0.98	52.6 [†]


- ULP logic style at 200°C:
- 1000x P_{stat} reduction
 - Long delay \rightarrow max \sim 1 MOp/s

Outline

- Motivation
- Basics: energy consumption of ULP digital circuits
- Impact of technology scaling
- Reaching E_{\min}
- Reducing E_{\min}
- ULP logic style for high-temperature applications
- Roadmap for nanometer ULP circuits

ITRS recommendations

Logic CMOS Device Categories



Technology/circuit specs

① Reducing E_{\min}

Technology level

Single device type for all logic gates

Low C_L , S , DIBL, variability (I_0)
 $I_{\text{gate}}, I_{\text{junc}} < I_{\text{sub}} @ 0.3-0.4V$

Relaxed constraints:

- $C_{g,\text{sub}}$
- $R_{s,d,g}$
- $I_{\text{gate}}, I_{\text{junc}}$
- mobility

- Multi- I_0 devices with coarse granularity
- On-chip I_0 tuning with fine granularity

② Reaching E_{\min}

Circuit level

Stand-by
Active

I_0 tuning




- Design-time device selection
- Run-time adaptive technique

Sleep-mode technique

- High leakage reduction

- Low impact on active-mode operation

Technology/circuit roadmap

Node / Applications	130 / 90 nm	65 / 45 nm	32 / 22 nm
High-temperature ULP industrial applications 	ULP logic style <ul style="list-style-type: none"> • PD SOI • (FD SOI) @ GP flavor	Reliability issues	Reliability issues
Standard ULP applications 	Subthreshold logic <ul style="list-style-type: none"> • Bulk (+ <i>adapt. RBB</i>) • (FD SOI) @ GP flavor	Subthreshold logic <ul style="list-style-type: none"> • Bulk + <i>adapt. RBB</i> • FD SOI @ LP flavor	Economical issues
ULP mode in LP applications 	Performance issues	Subthreshold logic <ul style="list-style-type: none"> • Bulk opt. + <i>adapt. RBB</i> • FD SOI @ HP/GP flavor	Subthreshold logic <ul style="list-style-type: none"> • FD SOI + UTBOX/DG + <i>adapt. dual-BG bias</i> @ dedicated flavor

Architectural techniques (*//*, pipe) ← for meeting throughput constraint

Thank you!

Any questions ?

Acknowledgements:

*D. Bol's work was funded
by FNRS and Walloon
region of Belgium.*

Energy consumption

8-bit RCA multiplier in 0.13 μm technology

